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Abstract-A one-chip PCM codec circuit has been implemented in the CMOS process. The design uses two separate linear digital-to-analog converters, made with charge redistribution techniques.
Experimental results show tbe circuit to meet accepted requirements and operate with very low power requirements.
SINGLE-CHIP
CMOS PCM CODEC T HE processing of voice signals in a digital manner is becoming more popular.
There are several contending modulation schemes including pulse-width modulation (PWM), pulse-amplitude modulation (PAM), delta modulation, and pulse-code modulation (PCM).
A specific PCM approach [1] has become the standard in North America. There are two separate types of applications for this time-division multiplex scheme: transmission and digital voice switching.
Transmission involves sending the voice data in digital form from one location to another. Since the transmit and receive circuitry are separated from one another, some sort of synchronization is implied in this scheme. Applications of this type are concentrators and channel banks.
Switching involves only the connection of one voice channel to another in a digital mamner. This scheme has the transmit and receive circuitry in close proximity so that clocking and synchronization may be done by one common circuit. Important applications of this type are electronic PABX and digital central offices.
In the system defined by [1] , the analog input signal is sampled at an 8 kHz rate. Fig. 1 shows a 1 kHz input sampled in this manner.
At each of these sampling times, the analog information is converted into an 8-bit digital word that is transmitted in serial format at a 1.544 Mbit/s rate. Fig. 2 shows twenty-four voice channels which are timedivision multiplexed onto one pair of wires. (For simplicity, only simplex operation is shown.) Each channel is first bandlimited to less than 4 kHz by the XMIT tilter, then sampled and converted to a companded digital code. The 8-bit words are transmitted serially to a multiplexer.
The bit stream of 1.544 Mbits/s is sent to a demultiplexer where the appropriate A~(lZ=l, 2, "" " 24) channel is connected to the BM(rrz = 1, 2,""" 24) channel. This selection is done by the main computer, sometimes known as common control.
For transmission applications, the digital PCM data might be transmitted between two central offices. For switching applications, such as for a PBX, this technique allows for connection of two voice paths digitally. Digital switching obviates the need for low on-resistance analog switches. 
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The process selected for this device is metal-gate CMOS. This technology allows for very low power digital circuitry and easier analog design than single-polarity MOS. This process selection requires the need for two supplies, plus and minus 5 V. To minimize power, all the digital logic is operated from the positive supply with respect to ground. Only the analog section (one amplifier and one comparator) operates from the plus and minus supplies.
CHIP ARCHITECTURE Fig. 3 shows the block diagram representation of the codec circuit. The important features of the scheme used are listed below. 1) Two independent DAC'S for encode and decode functions provide system isolation not achievable using shared DAC approach.
The capacitive two DAC approach also eliminates external sample/hold capacitors as well as external filter for autozeroing required in shared DAC approach. This minimizes external components required.
2) Complete signaling compatibility with D3 channel bank requirements.
3) The number of analog components used are the minimum required for system implementation, namely two: one comparator and only one op amp on the entire circuit. Minimizing the linear components helps reduce system operating power which was the overriding consideration in circuit design. Using the CMOS process, the digital portions consume power only during transitions.
The linear sections consume power continuously.
4) The digital commanding section allows easy conversion from p-law to A-law. Synchronous/asynchronous data input/ output rates from 128 kHz to 2.048 MHz are possible with negligible change in power dissipation.
MODES OF OPERATION
The XMIT and receive function are completely independent of each other and of the master clock. Thus the chip can operate in synchronous/asynchronous mode at various input/ output clock rates. The chip timing diagram is shown in Fig.  4 and the receive and XMIT modes of operation are described in detail below.
A. Receive Mode of Operation
In the receive mode of operation, the serial input data are shifted into the input buffer at the receive clock rate during the period when receive sync is high. The translated data from the 8-to 13-bit converter are latched into the 13-bit receive latch which updates the output of the receive DAC with 100 percent duty cycle. The receive DAC acts as a sample and hold and is buffered by the unity-gain op amp to the output. During the signaling frame a 7-bit decode is performed and the eighth data bit is latched into the SigA/SigB output latch as selected by the A/B select (RCV) input. When the eighth bit of a word is a signaling bit, it is assigned the value of~step. This results in a lower S/D ratio than if it were arbitrarily set to either a one or zero.
The circuit of Fig. 5 shows the implementation of 7-bit/ 8-bit decode. For frames one through five and seven through eleven, input A is 1. Bit 8 corresponds to Q7 output and during decode B is 1; thus output C is O, resulting in 8-bit decode. For frames six and twelve, input A is O which results in bit 8 being O and output C', corresponding to~step offset control, being 1. This results in a 7-bit decode with an effective~s tep offset during signaling frames and $1-bit decode during other frames.
B. Transmit Mode of Operation
In this mode of operation the analog signal is sampled in the input sample/hold which performs the autozero function simultaneously as described in the circuit operation section. Following the hold mode, the encoding process is completed using the successive approximation technique. The operation of the XMIT DAC is similar to the operation of the receive DAC as described earlier.
After the encode process is completed, the output of the SAR is loaded into the output buffer. The data are transmit- ted serially at the output clock rate during the period when the XMIT sync is high. During the signaling frame, signaling information (SigA/SigZ3) is inserted into the output bit stream in place of the eighth data bit as selected by the A/B select (XMIT) input. The circuit of Fig. 6 describes the insertion of the signaling bit on the outgoing digital bit stream.
For frames one through five and seven through eleven, node B is 1 and D4 corresponds to Q5. During frames six and twelve, node B goes low for 1 XMIT clock period thus switching signaling information to the D-input of Q4, and is registered at its output on the next positive clock edge.
Since input A is only one clock period wide, as shown, Q4 is modified only once at the period Q7 which would normally appear at its input after the second clock edge and prior to the third clock edge. Thus the outgoing data stream has signaling information added as the eighth bit only during the sixth and the twelfth frames and is unchanged during the remaining frames.
CIRCUIT DESCRIPTION
The system timing is controlled by the sequence controller which operates at a master clock of 1.544-2.048 MHz. All necessary signals, e g., autozero, sample-and-hold, clocksuccessive approximation register (@sAR), encode/decode control, etc., are generated in this section.
The 8-to 13-bit converter gives a one-to-one translation between 8.bit companded code at its input to a 13-bit linear code at its output, thus allowing the use of a binary DAC in the digit al-to-analog conversion process. Fig. 7 shows the time-sharing approach used to allow both the encode and the decode DAC'S to share the 8-to 13-bit conversion logic. The rising edge of the XMIT sync starts @sAR. Similarly decode interrupt is generated on the falling edge of the RCV sync.
To insure proper encoding, three conditions need to be satisfied. 1) Decode/encode should go high at least a time T/2 after the decode interrupt is initiated. Thus even if @sAR and decode interrupt overlap, the encoder has access to the 8-to 13-bit converter for a period of at least T/2 during which time the converted data are latched into the 13-bit encode latch. 2) @sAR is kept low until decode interrupt goes low. This extends the encode time for that encode approximation and at the same time insures the decoder has access to the 8-to 13-bit code converter for a period (Tl) long enough to fiiish the conversion process. 3) @sAR is extended if @sAR is low and the decode interrupt is high. Table II shows the actual codes implemented. The only dif-where CO through CT corresponds to chords O through 7, SI through S,4 corresponds to step inputs. ference between the two code tables is the count of 1 for codes of 1023 and higher. This adds negligible performance degradation while considerably simplifying the circuit implementation. Since CO through CT are mutually exclusive, bit 7 can be implemented using transmission gates, as shown in Fig. 8 . Similar expression can be derived for the remaining bits of the binary DAC.
CODE -CONVERSION LOGIC
DIGITAL-TO-ANALOG CONVERTER DESIGN
The 13-bit binary DAC operates on the charge distribution
[2] principal of a binary weighted capacitor ladder. The DAC +Vr,f -Vref~F ig. 9. 13-bit binary DAC.
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ated as a DAC. Thus 'the capacitor ladder performs all the necessary functions of autozero, sample-and-hold, as well as a DAC in the encode section of the chip. The comparator has been divided into two amplifying sections to obtain 1) AIA2 product> 104 2) stable operation during the autozero cycle.
Amplifier A~is designed to provide stable operation during the autozero cycle when it essentially operates as a unity-gain follower. Amplifier AZ is used to achieve a minimum gain of 104 for the comparator.
This allows a resolution of~step in chord O thus insuring that the coded output is always stable. Idle channel noise measured with no signaling is typically 5 dBrnCO using this scheme. 
EFFECT OF NONIDEALITIES ON CODER PERFORMANCE
circuit schematic is shown in Fig. 9 . As shown in Fig. 9 , the capacitor ladder has two sections of 7 bits (7 most significant bits) and 6 bits (6 least significant bits) connected b y a 64:1 capacitor divider. The equivalent circuit of the two sections can be drawn, as shown in Fig. 10 . The output of the DAC can be written as which is equivalent to the output of a 13-bit DAC with an equivalent output capacitance of 128 pF.
ENCODER
The equivalent ladder capacitor of 128 pF is employed to perform the additional function of autozero and sample-and.
hold in the encoder. This is shown in Fig. 11 .
Initially~1 is connected
to YIN and S2 is closed. The op amp A 1 is operating as a unity-gain follower and its offset voltage (VOFF) is stored on the capacitor.
Then switch S2 is opened and S1 is switched to analog ground. The voltage at the inverting input of the op amp is now VOFF-VIN. is modified by the gain factor (1 -In the encoder, since the analog input also goes through the same gain factor, gain error is completely eliminated. In the decoder, however, there is a constant gain factor of (1 -CL/128).
For CL = 1.28 pF (1 percent CLADDER) a fixed gain error of -0.087 dB is introduced.
Typical gain tracking error measured is -0.1 dB. Figs. 16 and 17 show the measured system performance.
Because of the extremely small temperature coefficient of the capacitors, system performance is maintained well above D3 specifications over -55°C to +1OO"C temperature range. Long term stability is excellent for simflar reasons.
2) Effect of Mismatch of 1.016 pF Divider Capacitance: The deviation of the divider capacitance from the desired ratio of 1.016:1 introduces both gain and linearity errors. Assuming fA C variation in the value of 1.016:1 capacitance ratio, the Thus the AC error of +1.6 percent is capable of introducing an error of~step size in chords O and 1,~step size in chord 2, and is negligible thereafter. Keeping the AC error below +1 percent coupled with 6-bit linearity requirements for the 13-bit DAC is sufficient to insure system accuracy requirements. Typically 10.1 percent capacitance ratio is easily achievable, thus making this error term negligible.
3) Reference Source Mismatch and Stability: The use of external references allows the user to control this important source of gain error and long term stability. The quality of external reference sources used directly reflects on the coder gain tracking and long term stability as otherwise the coder is capable of providing -0.1 dB gain tracking error with excellent long term stability. By adding a unity-gain inverting amplifier to the chip, a single reference supply would suffice. However, the nonideality of this unity-gain inverting amplifier will add to system gain and signaI-to-distortion errors which is better controlled by the user by employing this unity-gain inversion externally.
COMPARATOR AND UNITY -GAIN AMPLIFIER CIRCUITS
Unity-Gain Amplifier Circuit
The unity-gain amplifier consists of two-stages of amplification with Miller-capacitive compensation, as shown in Fig.  12 .
The first stage consisting of transistors Ml, M2, M3, and M5 is a basic differential amplifier with a typical gain of 40 dB. The second stage consisting of Ml O and 13 provides a typical gain of 35 dB, as well as level translation.
CFB is the Miller feedback capacitance (20 pF) used for unity-gain frequency compensation.
Transistor Q1 eliminates the feedforward from the first amplifying stage to the second amplifying stage.
Transistors M4, M6, M7, M8, and M9 improve the +5 V PSRR by providing a common-mode feedback loop in the first amplifying stage. Assuming that the +5 V supply increases, M6 and M7 conduct more causing M4, M3, and M5 to conduct more which pulls the gates of M6, M7, and Ml O towards the +5 V supply, thus forcing a constant VGS on Ml O. This common-mode loop has a gain of approximately 40 dB, thus improving +5 V PSRR by about 40 dB,
The amplifier has a slew rate of approximately 2 V/ps and a unit y-gain crossover frequency of approximately 1.5 MHz.
Comparator Circuit
As mentioned previously, the comparator consists of two separate amplifiers A 1 and .42.
The amplifier A 1 circuit schematic is shown in Fig. 13 . Amplifier A2 has a similar design with the exception that its output stage provides unipolar output swing of O to +5 V as opposed to amplifier.41 which has bipolar outputs.
Amplifier .41 consists of two stages. The first stage consisting of transistors Ml 1,M12,M13,M14, Ml 5, and M16 is a dif- ferential stage designed to provide improved gm and thus improve slew rate for the comparator circuit. As shown in Fig.  13 transistors Ml 3 and Ml 6 have a 2AI change in current while Ml 1 and Ml 2 have only a AI change, thus providing a factor of 2 improvement in output slew rate. The second stage consists of transistors Ml 7, Ml 8, M19, and current source M21.
The current mirror consisting of transistors Ml 8 and Ml 9 provides another current amplification of 5. Current source M21 has a source degeneration resistance of 6 Ml which boosts the output impedance by a factor of 4 thus improving the amplifier gain by 6 dB. All amplification (approximately 52 dB) is achieved in the output stage which has high output impedance (approximately 200 kS2).
When used as a unity-gain follower during the autozero cycle, the ladder capacitance of 128 pF provides the dominant pole for frequency compensation thus eliminating the need for extra compensation capacitors.
CAPACITOR LADDER LAYOUT
To achieve best possible matching for the capacitors in the D/A ladder, higher value capacitors were made using multiples of a 1 pF unit capacitor. For example: 1 pl? and 4 pF capacitor layouts are shown in Fig. 14.
To achieve a theoretical ratio match of 4:1, not only was the 4 pF capacitor made equal to 4 units but the thin and thick oxide stray capacitors shown in the diagram were also made in the ratio of 4:1.
The layout stray capacitors were distributed so as to minimize the effects of mask misalignment. Thus the accuracy of the capacitor ladder so implemented will be limited by mask making tolerances and process etching errors.
EXPERIMENTAL RESULTS
The setup of Fig. 15 was used to evaluate the chip performance.
The MKS 1SO codec performance exceeds the American Telephone and Telegraph D3 channel bank specifications. Fig. 16 shows the signal-to-quantizing distortion as a function of input level.
Idle channel noise of 13-14 dBrnCO is better than the D3 spec by 9-10 dB. Gain tracking is shown in Fig. 17 . Operating power measured at room temperature typically is 30 mW. This is low enough that a standby mode is not deemed necessary. The European A-law version of the codec is a metal mask variation of this product.
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